I. INTRODUCTION
Today one of the successful technologies used for sophisticated control system development is fuzzy logic systems and fuzzy controllers [1] . Fuzzy controllers are more robust as compared to conventional controllers. It capable to cover a wider range of conditions in a given operating environment due to its computational efficiency. It is also more tolerate to noise and different types of disturbance. In problem solving, different conclusions can be drawn from ambiguous and imprecise vague information. That is including many parameters of real world environment [2] . High speed real time constraints may be imposed on the implementation to realize the system. So that, software solution for a computer generated program may be not suitable for these cases [3] . On the other side, FPGA (Field Programmable Gate Array) which become recently a popular general purpose technology that can be dedicated for creating any digital system, especially that need high speed processing [2] . FPGA integrates a large amount of components requires digital logic. These elements are mapped in one chip [4] . Flexibility and reprogramming nature of FPGA make it is more efficient than Application Specific Integrated Circuits in case of design modification after first creation [2] [4] .
Depending on these features and FPGA facilities fuzzy logic system can be implemented more efficiently using the FPGA chips programed with VHDL language [5] [6] . If the system is managed to use the facilities of parallelism and good FPGA architecture, the system performance and speed can be more enhanced [5] . In this work, anew hardware architecture is designed for general two inputs fuzzy logic system and implemented using FPGA chip (Altera cyclone III). The new architecture gives high speed execution with very high speed up factor. Beyond this introductory section, the paper consists of five sections; section II describes fuzzy inference system. FPGA is described in section III. The proposed implementation is depicted in section IV. Section V shows the simulation results. Section VI concludes the acquired results.
II. FUZZY INFERENCE SYSTEM
Fuzzy logic system is generally consisting of three main parts: fuzzifier, rule base, and defuzzifier as depicted in Figure 1 .
Part 1: Fuzzifier
This part responsible for converting crisp input in to a form can be handled by fuzzy rule. This is done using membership function, crisp input is fuzzified into a membership value in range [0,1] for each fuzzy set. This value represents the membership degree of the input for the specified 2 , 2016 set. Exponential, trapezoidal, and triangular shaped functions are typically used as membership functions [6] [7] . . This stage can be considered as a mapping stage between fuzzy input domain to fuzzy set output domain [7] .
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Part 3: Defuzzifier
The output of the fuzzy inference (rules) is also fuzzy set and not a crisp value. This output need to be converted to crisp output to be used by the given plant. Defuzzifier stage performs this task using defuzzification methods. Center of gravity method average is the most famous way used for defuzzification [2] [7] . The mathematical form of center of gravity is given in Equation 1.
… (1)
Where:
: is the i-th members of the output vector.
: is the multiplying coefficients of the output membership function.
III. FPGA
Field Programmable Gate Array FPGA is an integrated circuit(IC) consisting of an array of logic cells and interconnected blocks (programmable switches) as shown in Figure 2 . Designer can program FPGA to act as a dedicated integrated circuit performs a desired operation.
Large computation are broken into multiple logic element pieces and mapped into physical logic blocks in the array.
Fig. 2: FPGA Architecture
The interconnection is configured to route signal between logic blocks appropriately [3] [8] .
IV. THE PROPOSED ARCHITECTURE FOR FUZZY INFERENCE SYSTEM
The proposed architecture implements fuzzy system with two input variables (error e and change of error ce) each of them in the universe of discourse [-1, 1] . The used membership function is chosen as triangular shape which is used for both inputs, each input has five membership functions: nb(negative big), ns(negative small), 2 , 2016 z(zero), ps(positive small), pb(positive big), as shown in Figure 3 . : represent equivalent value.
‫واﻻﻟﻜﺘﺮوﻧﻴﺔ‬ ‫اﻟﻜﻬﺮﺑﺎﺋﻴﺔ‬ ‫ﻟﻠﻬﻨﺪﺳﺔ‬ ‫اﻟﻌﺮاﻗﻴﺔ‬ ‫اﻟﻤﺠﻠﺔ‬
Each inputs uses a triangular membership which is define by (point1, point2, point3) values as shown in Figure 4 and describe in Equation 3. For the proposed design, the hardware architecture is shown in Figure 5 , which has input1 represent error, input2 represent change of error coming from the plant, clock refer to the external clock signal which entered for all parts in design and reset represent the reset signal which reset the design when has value (1) but make the design work when has value(0). 
as a binary vector (0, 1) indicates to which set (nb, ns, z, ps, pb) the input is lie, while the second array ,msf, represent the value of membership function belongs to this input. For example if input1 corresponds to 50H then the first array value is 01100. And the second array [00 1E E4 00 00] as shown in Figure 6 .
Fig. 6: Fuzzification Arrays Example
For the proposed design, using two inputs, the fuzzification part is implemented twice: one for each input. For Input 1 (error), fuzzification process producing fn1 and msf1 and for input2 (change of error) it producing fn2 and msf2.
The procedure of the fuzzification process can be illustrated in the following algorithm: The designed logic circuit used to implement the i th membership function of the fuzzification takes the architecture shown in Figure 7 . 
, 2016
After determine the degree of membership function in fuzzification part, if-then rules are generated for the system as shown in Table I . The 25 rules formulated using Mac Vicar that are implemented using AND operator to represent the minimum degree of membership between the two input in the rule condition part. 
If x1 is nb AND x2 is nb then out is nb If x1 is nb AND x2 is ns then out is nb . . . If x1 is pb AND x2 is pb then out is pb
Rule base are implemented in FPGA for the proposed design using two stages: firing stage shown in Figure 8 and combining stage. Firing stage consists of 25 rule divided into five part (equal to fuzzy sets) each with five rules. The combining stage aimed to obtain the maximum output of firing rules. This stage consists 20 combining elements (the logic circuit of each one shown in Figure 9 ) arranged in three levels: 10 in first level with input output signals shown in Table II, 5 in the second level with input output  signals shown in Table III , and 5 in the third level with input output signals shown in Table IV . The crisp output is computed by the deffuzzification process using Sugeno weighted average (centroid) method as in Equation 1 . This can be obtained from multiplying each rule evaluation output with corresponding singleton value, summing these values together and dividing by the summation of rule evaluation output. In this architecture the mapping of the output extract positive and negative value of the output by using the variable signal (0, 1). The mapped output value is obtained from dividing the hexadecimal output value by FFH. In the proposed hardware architecture, sign is represented as one bit output signal (sign) (0 for +ve value), (1 for -ve value) of the output. The proposed architecture of the defuzzification section of the system is shown in Figure 10 . (2) v0 (3) 2 v1 (1) v1 (2) v1 (3) 3 v2 (1) v2 (2) v2 (3) 4 v3 (1) v3 (2) v3 (3) 5 v4 (1) v4 (2) v4 (3) V. RESULTS The proposed architecture of fuzzy logic system is simulated in Quarts II operate on Altera Cyclone III (EP3C16F484C8). The overall architecture is constructed from collecting the circuits of fuzzification, rule based, and defuzzification. The register transfer level RTL of the fuzzy logic system is shown in Figure 11 . For comparison purpose, a software version is run using Matlab software matlab2012b running on Lenovo laptop with Intel core i5-4200U of 1.6 GHz (4 cpus) and 4GB RAM. To verify the designed FPGA system functionality, the output is compared for Matlab and FPGA. Some such results are shown in Table V . When the proposed architecture is simulate in FPGA the test bench waveform is shown in Figure 12 . The operational frequency is 160MH, 8 clock cycles are required to perform the overall operations, and therefore the execution time is 50 ns. The simulation report obtained from running is shown in Table VI . As compared to related work using Cyclone FPGA to implement similar fuzzy system of Q.
Khanh [9] , the proposed architecture gives less logical elements usage with less execution time as shown in Table VII . • / Output 
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VI. CONCLUSIONS
The proposed architecture gives good result that is verified by software calculations in Matlab as in Table 2 . The designed FPGA based fuzzy logic system makes fuzzy system calculation very fast with speed up factor 856.8 (FPGA fuzzy logic system about 856.8 time faster than software one). The designed architecture is implemented on low cost, low power Cyclone III Altera FPGA with high speed and less logic elements. The FPGA chip usage is no more 10 percent of the logic elements.
